acer aspire 5750_5750g compal_la-6902p_rev0.1 schematic
acer aspire 5750_5750g=1=compal_la-6902p_rev0.1.pdf
Technical Specifications
Technical Summary
This Compal JE50-HR/SJV50-HR motherboard, documented under project codes P5WE0/P5WS0 with board number LA-6902P revision 0.4, is built around the Intel Sandy Bridge processor in an rPGA989 socket paired with the Intel Cougar Point-M PCH. Graphics are handled by an Nvidia N12P GS/GV GPU. System management is provided by an ENE KB930 EC/KBC, while audio is managed by a Realtek ALC271X/277X HDA codec. The board features a single SPI ROM for BIOS storage and supports two 204-pin DDRIII SO-DIMM slots for memory. Networking and card reader functions are integrated into a BCM57785 LAN/GbE controller, and USB 3.0 connectivity is enabled by a NEC uPD720200AF1 hub controller.
Technician FAQ
Q: What EC/KBC is used on this motherboard?
A: The motherboard uses an ENE KB930 EC/KBC.
Q: What BIOS flash configuration does this board use?
A: The board uses a single SPI ROM for BIOS storage.
Q: What is the memory configuration on this motherboard?
A: The board supports two 204-pin DDRIII SO-DIMM modules.
Q: What is the GPU configuration on this motherboard?
A: The board uses an Nvidia N12P GS/GV discrete GPU.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
acer aspire 5750_5750g=1=compal_la-6902p_rev0.1.pdf
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Compal |
| Model | JE50-HR / SJV50-HR |
| Motherboard Manufacturer | Compal Electronics, Inc. |
| Project Code | P5WE0 / P5WS0 |
| Board Number | LA-6902P |
| Revision | 0.4 |
| Date | 2010/10/15 |
| CPU Platform | Intel Sandy Bridge Processor |
| CPU Socket | rPGA989 |
| PCH / Southbridge | Intel Cougar Point-M |
| GPU Type | Nvidia N12P GS/GV |
| EC / KBC | ENE KB930 |
| Audio Codec | ALC271X/277X |
| BIOS / SPI Flash | SPI ROM x1 |
| RAM Type | DDRIII |
| RAM Architecture | 204pin DDRIII-SO-DIMM X2 |
| RAM Quantity / Slots | 2 |
| LAN IC | BCM57785 |
| USB Hub IC | NEC uPD720200AF1 |
Technical Summary
This Compal JE50-HR/SJV50-HR motherboard, documented under project codes P5WE0/P5WS0 with board number LA-6902P revision 0.4, is built around the Intel Sandy Bridge processor in an rPGA989 socket paired with the Intel Cougar Point-M PCH. Graphics are handled by an Nvidia N12P GS/GV GPU. System management is provided by an ENE KB930 EC/KBC, while audio is managed by a Realtek ALC271X/277X HDA codec. The board features a single SPI ROM for BIOS storage and supports two 204-pin DDRIII SO-DIMM slots for memory. Networking and card reader functions are integrated into a BCM57785 LAN/GbE controller, and USB 3.0 connectivity is enabled by a NEC uPD720200AF1 hub controller.
Technician FAQ
Q: What EC/KBC is used on this motherboard?
A: The motherboard uses an ENE KB930 EC/KBC.
Q: What BIOS flash configuration does this board use?
A: The board uses a single SPI ROM for BIOS storage.
Q: What is the memory configuration on this motherboard?
A: The board supports two 204-pin DDRIII SO-DIMM modules.
Q: What is the GPU configuration on this motherboard?
A: The board uses an Nvidia N12P GS/GV discrete GPU.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited:
