acer aspire e1-532 e1-572 (compal la-9532p) 953f1 rev 1.0 2013.pdf 1
Technical Specifications
Technical Summary
This Compal LA-9532P schematic documents the V5WE2/T2 (EA/EG) motherboard, revision 1.0, dated 2013-04-18. The platform is built on the Intel Shark Bay ULT architecture, combining a Haswell ULT processor with a Lynx Point-LP PCH. The system memory architecture consists of dual-channel DDR3L, supported by two 204-pin SO-DIMM slots. The embedded controller is an ENE KB9012/KB932, with a dedicated EC ROM. The audio subsystem is handled by a Realtek ALC3225 HDA codec. Wired networking is provided by a Broadcom 57786 GbE LAN controller. The board features two SPI ROMs for BIOS storage. Display output is managed through an eDP to LVDS converter (RTD2132) and a DP to VGA converter (ITE IT6511FN). A 2-in-1 card reader supports SD/MMC media.
Technician FAQ
Q: What EC/KBC is used on this motherboard?
A: The motherboard uses an ENE KB9012/KB932 embedded controller with a dedicated EC ROM.
Q: How many BIOS SPI ROMs are present?
A: The schematic indicates two SPI ROMs are used for BIOS storage.
Q: What is the memory architecture?
A: The board supports dual-channel DDR3L memory via two 204-pin SO-DIMM slots.
Q: What LAN controller is used?
A: The wired networking is handled by a Broadcom 57786 GbE controller.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Compal |
| Model | V5WE2/T2 (EA/EG) |
| Motherboard Manufacturer | Compal Electronics, Inc. |
| Board Number | LA-9532P |
| Revision | 1.0 |
| Date | 2013-04-18 |
| CPU Platform | Intel Shark Bay ULT (Haswell + Lynx PointLP) |
| PCH / Southbridge | Lynx Point - LP |
| EC / KBC | ENE KB9012/KB932 |
| Audio Codec | ALC3225 |
| BIOS / SPI Flash | SPI ROM x2 |
| EC Flash / ROM | EC ROM x1 (KB932) |
| RAM Type | DDR3L |
| RAM Architecture | Dual Channel |
| RAM Quantity / Slots | 204pin DDR3L-SO-DIMM X1, 204pin DDR3L-SO-DIMM X1 |
| LAN IC | Broadcom 57786 |
| Card Reader IC | 2 in 1 Card Reader (SD/MMC) |
| HDMI Level Shifter | DP to VGA ITE IT6511FN |
| Graphics Architecture | eDP to LVDS RTD2132 |
Technical Summary
This Compal LA-9532P schematic documents the V5WE2/T2 (EA/EG) motherboard, revision 1.0, dated 2013-04-18. The platform is built on the Intel Shark Bay ULT architecture, combining a Haswell ULT processor with a Lynx Point-LP PCH. The system memory architecture consists of dual-channel DDR3L, supported by two 204-pin SO-DIMM slots. The embedded controller is an ENE KB9012/KB932, with a dedicated EC ROM. The audio subsystem is handled by a Realtek ALC3225 HDA codec. Wired networking is provided by a Broadcom 57786 GbE LAN controller. The board features two SPI ROMs for BIOS storage. Display output is managed through an eDP to LVDS converter (RTD2132) and a DP to VGA converter (ITE IT6511FN). A 2-in-1 card reader supports SD/MMC media.
Technician FAQ
Q: What EC/KBC is used on this motherboard?
A: The motherboard uses an ENE KB9012/KB932 embedded controller with a dedicated EC ROM.
Q: How many BIOS SPI ROMs are present?
A: The schematic indicates two SPI ROMs are used for BIOS storage.
Q: What is the memory architecture?
A: The board supports dual-channel DDR3L memory via two 204-pin SO-DIMM slots.
Q: What LAN controller is used?
A: The wired networking is handled by a Broadcom 57786 GbE controller.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited:
