dell 6000 compal la-1601 x03
Technical Specifications
Technical Summary
This Dell Compal BDQ11/LA-1601 Rev 0.5 schematic, dated 02-12-2003, details a motherboard built around the uFCPGA Banias CPU platform paired with an ICH4-M southbridge. The system memory architecture is DDR, utilizing two SO-DIMM slots connected via the MemoryBUS. The primary flash storage for both BIOS and EC/KBC firmware is handled by a single SST39VF080 IC. Audio processing is managed by a STAC9750 AC97 codec, while networking is provided by a BCM5705M LAN controller. Thermal monitoring is implemented using an ADM1032 sensor. The design also incorporates a PCI7510 card reader controller and a MOD421 BGA wireless module.
Technician FAQ
Q: What flash IC is used for the BIOS and EC/KBC on this motherboard?
A: The schematic specifies a single SST39VF080 IC for both BIOS and EC/KBC firmware storage.
Q: What is the CPU platform and southbridge used on this motherboard?
A: The motherboard is designed for the uFCPGA Banias CPU platform and uses the ICH4-M southbridge.
Q: What type of memory architecture does this motherboard support?
A: The motherboard supports DDR memory via two SO-DIMM slots.
Q: What audio codec and LAN controller are used on this motherboard?
A: The audio codec is a STAC9750, and the LAN controller is a BCM5705M.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Dell |
| Motherboard Manufacturer | Compal Electronics, Inc. |
| Document Number | BDQ11/LA-1601 |
| Revision | 0.5 |
| Date | 02-12-2003 |
| CPU Platform | uFCPGA Banias |
| PCH / Southbridge | ICH4-M |
| EC / KBC | SST39VF080 |
| Audio Codec | STAC9750 |
| BIOS / SPI Flash | SST39VF080 |
| Charging IC | CHARGER |
| RAM Type | DDR |
| RAM Architecture | MemoryBUS(DDR) |
| RAM Quantity / Slots | SO-DIMM X2 |
| Thermal Sensor | ADM1032 |
| Card Reader IC | PCI7510 |
| LAN IC | BCM5705M |
| WiFi / WLAN IC | MOD421 BGA |
Technical Summary
This Dell Compal BDQ11/LA-1601 Rev 0.5 schematic, dated 02-12-2003, details a motherboard built around the uFCPGA Banias CPU platform paired with an ICH4-M southbridge. The system memory architecture is DDR, utilizing two SO-DIMM slots connected via the MemoryBUS. The primary flash storage for both BIOS and EC/KBC firmware is handled by a single SST39VF080 IC. Audio processing is managed by a STAC9750 AC97 codec, while networking is provided by a BCM5705M LAN controller. Thermal monitoring is implemented using an ADM1032 sensor. The design also incorporates a PCI7510 card reader controller and a MOD421 BGA wireless module.
Technician FAQ
Q: What flash IC is used for the BIOS and EC/KBC on this motherboard?
A: The schematic specifies a single SST39VF080 IC for both BIOS and EC/KBC firmware storage.
Q: What is the CPU platform and southbridge used on this motherboard?
A: The motherboard is designed for the uFCPGA Banias CPU platform and uses the ICH4-M southbridge.
Q: What type of memory architecture does this motherboard support?
A: The motherboard supports DDR memory via two SO-DIMM slots.
Q: What audio codec and LAN controller are used on this motherboard?
A: The audio codec is a STAC9750, and the LAN controller is a BCM5705M.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited:
