dell studio 1450 foxconn h830-l_rev1.0 schematic
dell studio 1450=1=foxconn h830-l_rev1.0.pdf
Technical Specifications
Technical Summary
This Dell H830L schematic, revision 1.0 dated April 8, 2009, documents the H830-L Main Board_6L project. The platform is based on the Montevina UMA architecture, featuring a Penryn CPU (35W, 676 mBGA) paired with the Cantiga GM45 North Bridge and ICH9-M Southbridge. System memory consists of two DDR3 SO-DIMM slots supporting 800/1066 MHz modules. The embedded controller is an ITE IT8502E in a QFP-128 package. The BIOS is stored on a 16M bit SPI flash ROM. Power management is handled by a MAX8731A smart charger, a MAX17020 for +3.3V/+5V rails, and an ISL6266A for CPU core voltage. Audio is provided by a Realtek ALC665 codec with a TPA6017 amplifier. Networking includes a Broadcom BCM5784M Gigabit LAN controller. The system also integrates a Realtek RTS5159 card reader, a Pericom HDMI level shifter, an EMC1422 CPU thermal sensor, and an ST LIS302DL G-sensor.
Technician FAQ
Q: What EC/KBC is used on this Dell H830L motherboard?
A: The embedded controller is an ITE IT8502E in a QFP-128 package.
Q: What is the BIOS flash configuration?
A: The BIOS is stored on a 16M bit SPI flash ROM.
dell studio 1450=1=foxconn h830-l_rev1.0.pdf
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Dell |
| Model | H830L |
| Project Code | H830-L Main Board_6L |
| Board Number | H830L-1.0 |
| Revision | 1.0 |
| Date | Wednesday, April 08, 2009 |
| CPU Platform | Penryn (35W) 676 mBGA |
| PCH / Southbridge | ICH9-M |
| North Bridge | Cantiga (GM45) |
| EC / KBC | ITE IT8502E |
| EC/KBC Package | QFP-128 |
| Audio Codec | Realtek ALC665 |
| BIOS / SPI Flash | Flash BIOS 16M bit SPI |
| Charging IC | MAX8731A_Smart_Charger |
| RAM Type | DDR3 |
| RAM Architecture | SO-DIMM 0 / SO-DIMM 1 |
| RAM Quantity / Slots | 2 |
| Thermal Sensor | EMC1422 (CPU) |
| Card Reader IC | Realtek RTS5159 |
| LAN IC | Broadcom BCM5784M |
| WiFi / WLAN IC | WLAN / WiMax |
| HDMI Level Shifter | Pericom |
| Graphics Architecture | Montevina UMA |
| Audio Amplifier | TPA6017 |
| G Sensor | ST LIS302DL |
Technical Summary
This Dell H830L schematic, revision 1.0 dated April 8, 2009, documents the H830-L Main Board_6L project. The platform is based on the Montevina UMA architecture, featuring a Penryn CPU (35W, 676 mBGA) paired with the Cantiga GM45 North Bridge and ICH9-M Southbridge. System memory consists of two DDR3 SO-DIMM slots supporting 800/1066 MHz modules. The embedded controller is an ITE IT8502E in a QFP-128 package. The BIOS is stored on a 16M bit SPI flash ROM. Power management is handled by a MAX8731A smart charger, a MAX17020 for +3.3V/+5V rails, and an ISL6266A for CPU core voltage. Audio is provided by a Realtek ALC665 codec with a TPA6017 amplifier. Networking includes a Broadcom BCM5784M Gigabit LAN controller. The system also integrates a Realtek RTS5159 card reader, a Pericom HDMI level shifter, an EMC1422 CPU thermal sensor, and an ST LIS302DL G-sensor.
Technician FAQ
Q: What EC/KBC is used on this Dell H830L motherboard?
A: The embedded controller is an ITE IT8502E in a QFP-128 package.
Q: What is the BIOS flash configuration?
A: The BIOS is stored on a 16M bit SPI flash ROM.
Attachments
Last edited by a moderator:
