dell vostro 3350 nirvana 13 discrete_10244-1_reva00 schematic
dell vostro 3350=1=nirvana 13 discrete_10244-1_reva00.pdf
Technical Specifications
Technical Summary
The Wistron Nirvana 13 (Project Code 91.4ID01.001, Board Number 10244, Revision A00) is a discrete GDDR5 laptop motherboard based on the Intel Sandy Bridge CPU platform paired with the Intel Cougar Point PCH. Graphics are handled by an AMD Seymour-XT-S3+ dGPU with 512MB GDDR5 VRAM. The system firmware is stored on a 4MB SPI Flash ROM. Embedded controller functions are managed by a Nuvoton EC/KBC. Audio is provided by an IDT92HD87B1 codec. The charging architecture uses a TI BQ24745 charger IC. Power regulation is handled by multiple DC/DC converters including TPS51427, TPS513113, TPS51461, VT357, VT358/RT9026, and VT1316+. Memory configuration supports dual-channel DDRIII 1066/1333 across two slots. Networking includes a Realtek RTL8111E-VB Gigabit Ethernet controller and 802.11a/b/g wireless. Peripheral connectivity is expanded via an NEC uPD720200F1 USB 3.0 controller and an RTS5138 card reader.
Technician FAQ
Q: What is the BIOS flash IC configuration on this motherboard?
A: The system uses a single 4MB SPI Flash ROM for BIOS storage.
Q: What EC/KBC is used on the Wistron Nirvana 13?
A: The embedded controller is a Nuvoton EC/KBC.
Q: What is the charging IC and architecture?
A: The charging IC is a TI BQ24745, part of the TI CHARGER architecture.
Q: What is the memory configuration?
A: The motherboard supports dual-channel DDRIII 1066/1333 memory across two slots.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
dell vostro 3350=1=nirvana 13 discrete_10244-1_reva00.pdf
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Wistron Corporation |
| Model | Nirvana 13 |
| Motherboard Manufacturer | Wistron Corporation |
| Project Code | 91.4ID01.001 |
| Board Number | 10244 |
| Revision | A00 |
| Date | Tuesday, January 18, 2011 |
| Document Number | A31104 |
| CPU Platform | Intel Sandy Bridge |
| PCH / Southbridge | Intel Cougar Point |
| GPU Type | AMD Seymour |
| Graphics Architecture | Discrete GDDR5 |
| dGPU Chip Number | SEYMOUR-XT-S3+ |
| EC / KBC | NUVOTON |
| Audio Codec | IDT92HD87B1 |
| BIOS / SPI Flash | SPI Flash ROM 4MB |
| Charging IC | BQ24745 |
| Charger Architecture | TI CHARGER |
| Power IC(s) | TPS51427, TPS513113, TPS51461, VT357, VT358/RT9026, VT1316+ |
| RAM Type | DDRIII 1066/1333 |
| RAM Architecture | Dual Channel |
| RAM Quantity / Slots | 2 |
| Card Reader IC | RTS5138 |
| USB Hub IC | NEC uPD720200F1 |
| LAN IC | RTL8111E-VB |
| WiFi / WLAN IC | 802.11a/b/g |
| HDMI Level Shifter | PI5USB14550ESATA/USB Combo |
Technical Summary
The Wistron Nirvana 13 (Project Code 91.4ID01.001, Board Number 10244, Revision A00) is a discrete GDDR5 laptop motherboard based on the Intel Sandy Bridge CPU platform paired with the Intel Cougar Point PCH. Graphics are handled by an AMD Seymour-XT-S3+ dGPU with 512MB GDDR5 VRAM. The system firmware is stored on a 4MB SPI Flash ROM. Embedded controller functions are managed by a Nuvoton EC/KBC. Audio is provided by an IDT92HD87B1 codec. The charging architecture uses a TI BQ24745 charger IC. Power regulation is handled by multiple DC/DC converters including TPS51427, TPS513113, TPS51461, VT357, VT358/RT9026, and VT1316+. Memory configuration supports dual-channel DDRIII 1066/1333 across two slots. Networking includes a Realtek RTL8111E-VB Gigabit Ethernet controller and 802.11a/b/g wireless. Peripheral connectivity is expanded via an NEC uPD720200F1 USB 3.0 controller and an RTS5138 card reader.
Technician FAQ
Q: What is the BIOS flash IC configuration on this motherboard?
A: The system uses a single 4MB SPI Flash ROM for BIOS storage.
Q: What EC/KBC is used on the Wistron Nirvana 13?
A: The embedded controller is a Nuvoton EC/KBC.
Q: What is the charging IC and architecture?
A: The charging IC is a TI BQ24745, part of the TI CHARGER architecture.
Q: What is the memory configuration?
A: The motherboard supports dual-channel DDRIII 1066/1333 memory across two slots.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited:
