Reputation:
Lenovo S540 Compal LA-H091P Schematic
Technical Specifications
Technical Summary
This Compal LA-H091P revision 1.0 motherboard schematic, dated 2018-12-20, details an AMD Picasso FP5 APU platform with DDR4 memory architecture. The system utilizes an 8MB SPI ROM for BIOS storage and is managed by an ENE KB9022 embedded controller. Audio processing is handled by a Synaptics CX11880 codec, while a Realtek RTS5232 provides SD card reader functionality. USB connectivity is supported by Parade PS8713B USB redrivers and a Realtek RTS5448 Type-C controller with CC/EC logic. The HDMI interface is driven by a Parade PS8407A level shifter. A TI SN1702001RTER IC manages USB charging functions. The design supports both on-board DDR4 SO-DIMM and soldered memory configurations, along with NGFF PCIe SSD and WLAN/BT connectivity.
Technician FAQ
Q: What is the board number and revision of this motherboard?
A: The board number is LA-H091P, revision 1.0.
Q: What EC/KBC is used on this motherboard?
A: The embedded controller is an ENE KB9022.
Q: What BIOS flash configuration is used?
A: The system uses an 8MB SPI ROM for BIOS storage.
Q: What audio codec is implemented on this board?
A: The audio codec is a Synaptics CX11880.
Q: What USB-C controller is used?
A: The USB-C controller is a Realtek RTS5448 with integrated MUX/CC/EC.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Compal |
| Motherboard Manufacturer | Compal Electronics, Inc. |
| Board Number | LA-H091P |
| Revision | 1.0 |
| Date | 2018-12-20 |
| CPU Platform | AMD Picasso FP5 APU with DDR4 |
| Document Number | LA-H091P |
| BIOS / SPI Flash | 8MB SPI ROM |
| Card Reader IC | Realtek RTS5232 |
| Audio Codec | Synaptics CX11880 |
| EC / KBC | ENE KB9022 |
| USB Hub IC | Parade PS8713B |
| USB-C Controller | Realtek RTS5448 |
| HDMI Level Shifter | Parade PS8407A |
| USB Charger IC | TI SN1702001RTER |
Technical Summary
This Compal LA-H091P revision 1.0 motherboard schematic, dated 2018-12-20, details an AMD Picasso FP5 APU platform with DDR4 memory architecture. The system utilizes an 8MB SPI ROM for BIOS storage and is managed by an ENE KB9022 embedded controller. Audio processing is handled by a Synaptics CX11880 codec, while a Realtek RTS5232 provides SD card reader functionality. USB connectivity is supported by Parade PS8713B USB redrivers and a Realtek RTS5448 Type-C controller with CC/EC logic. The HDMI interface is driven by a Parade PS8407A level shifter. A TI SN1702001RTER IC manages USB charging functions. The design supports both on-board DDR4 SO-DIMM and soldered memory configurations, along with NGFF PCIe SSD and WLAN/BT connectivity.
Technician FAQ
Q: What is the board number and revision of this motherboard?
A: The board number is LA-H091P, revision 1.0.
Q: What EC/KBC is used on this motherboard?
A: The embedded controller is an ENE KB9022.
Q: What BIOS flash configuration is used?
A: The system uses an 8MB SPI ROM for BIOS storage.
Q: What audio codec is implemented on this board?
A: The audio codec is a Synaptics CX11880.
Q: What USB-C controller is used?
A: The USB-C controller is a Realtek RTS5448 with integrated MUX/CC/EC.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited by a moderator: