Skylake-Y K38 Rev A Schematic
Technical Specifications
Technical Summary
The Intel K38A reference design, documented under board number H80773-200 revision 1.1, is a SKYLAKE-Y platform motherboard dated December 26, 2015. The system utilizes LPDDR3 memory across four device slots organized as CH-A and CH-B channels. Power delivery is managed through multiple dedicated rails including IMVP1 and IMVP2 architectures, alongside 5V, 3.3V, 1.8V, 1.0V, and 1.2V subsystems. The platform integrates an Embedded Controller, Audio Codec, Battery Charger with DC Jack input, and a Type-C PD Controller with Type-C Multiplexer for USB connectivity. Storage is supported via SATA SSD Module and eMMC, while wireless connectivity is provided by WLAN WiFi BT and WWAN modules. Display output is handled through an HDMI Level Shifter, and the system includes a Micro-SD Card reader and various sensors.
Technician FAQ
Q: What is the board number and revision for this Intel K38A motherboard?
A: The board number is H80773-200, revision 1.1.
Q: What CPU platform does this motherboard use?
A: This motherboard is based on the SKYLAKE-Y platform.
Q: What type of memory architecture is used on this board?
A: The board uses LPDDR3 memory with CH-A and CH-B channels, each supporting two devices.
Q: What charging architecture is implemented on this motherboard?
A: The charging architecture consists of a Battery Charger with DC Jack input and a Type-C PD Controller.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Intel |
| Model | K38A |
| Motherboard Manufacturer | Intel |
| Project Code | SKYLAKE-Y -K38 VA |
| Board Number | H80773-200 |
| Revision | 1.1 |
| Date | Saturday, December 26, 2015 |
| CPU Platform | SKYLAKE-Y |
| Document Number | K38A |
| PCB Number | PCB1 |
| RAM Type | LPDDR3 |
| RAM Architecture | LPDDR3 CH-A, LPDDR3 CH-B |
| EC / KBC | Embedded Controller |
| Audio Codec | Audio Codec |
| Charging IC | Battery Charger |
| Charger Architecture | Battery Charger, DC Jack |
| LAN IC | WLAN WiFi BT Module |
| WiFi / WLAN IC | WLAN WiFi BT Module, WWAN Module |
| HDMI Level Shifter | HDMI Level Shifter |
| Card Reader IC | Micro-SD Card |
| USB Hub IC | Type-C Multiplexer, Type-C PD Controller |
| Storage Controller | SATA SSD Module, eMMC |
| Power IC(s) | Power Delivery 5V and 3.3V, Power Delivery 1.8V and 1.0V, Power Delivery 1.2V, Power Delivery-IMVP1, Power Delivery-IMVP2 |
| RAM Quantity / Slots | LPDDR3 CH-A Device-0, LPDDR3 CH-A Device-1, LPDDR3 CH-B Device-0, LPDDR3 CH-B Device-1 |
| Thermal Sensor | Sensors |
| GPU Type | SKYLAKE SOC (POWER-CORE,GT) |
| Graphics Architecture | SKYLAKE SOC (DISPLAY) |
Technical Summary
The Intel K38A reference design, documented under board number H80773-200 revision 1.1, is a SKYLAKE-Y platform motherboard dated December 26, 2015. The system utilizes LPDDR3 memory across four device slots organized as CH-A and CH-B channels. Power delivery is managed through multiple dedicated rails including IMVP1 and IMVP2 architectures, alongside 5V, 3.3V, 1.8V, 1.0V, and 1.2V subsystems. The platform integrates an Embedded Controller, Audio Codec, Battery Charger with DC Jack input, and a Type-C PD Controller with Type-C Multiplexer for USB connectivity. Storage is supported via SATA SSD Module and eMMC, while wireless connectivity is provided by WLAN WiFi BT and WWAN modules. Display output is handled through an HDMI Level Shifter, and the system includes a Micro-SD Card reader and various sensors.
Technician FAQ
Q: What is the board number and revision for this Intel K38A motherboard?
A: The board number is H80773-200, revision 1.1.
Q: What CPU platform does this motherboard use?
A: This motherboard is based on the SKYLAKE-Y platform.
Q: What type of memory architecture is used on this board?
A: The board uses LPDDR3 memory with CH-A and CH-B channels, each supporting two devices.
Q: What charging architecture is implemented on this motherboard?
A: The charging architecture consists of a Battery Charger with DC Jack input and a Type-C PD Controller.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited by a moderator:
