Acer A315-24P IH5JM LA-M611P Schematic
Technical Specifications
Technical Summary
This Compal LA-M611P revision 1A motherboard schematic, dated 2022-09-02, is built around the AMD APU FT6 Mendocino platform. The system employs dual-channel LPDDR5 memory at 5500 MT/s across Channel A and Channel B. The embedded controller subsystem utilizes both an ENE KC3810 and an ENE KB9542. Audio is handled by a Realtek ALC256 codec. The BIOS is stored on a 16MB SPI ROM. The charging architecture is managed by an RT5452H-GR USB PD controller. Display connectivity includes an eDP 1.4 connector and an HDMI 2.1 TMDS interface, with the latter supported by a Parade PS8209 level shifter. The board integrates a PS8713B USB 3.2 Gen1 redriver, an NPCT750 card reader or hub controller, and a WLAN M.2 connector for wireless connectivity.
Technician FAQ
Q: What EC/KBC controllers are used on this motherboard?
A: This motherboard uses an ENE KC3810 and an ENE KB9542 as the embedded controllers.
Q: What is the BIOS flash configuration?
A: The BIOS is stored on a 16MB SPI ROM.
Q: What is the memory architecture?
A: The board uses dual-channel LPDDR5 memory at 5500 MT/s, with Channel A and Channel B.
Q: What charging IC is used?
A: The charging IC is an RT5452H-GR.
Q: What is the CPU platform?
A: The CPU platform is the AMD APU FT6 Mendocino.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Compal |
| Motherboard Manufacturer | Compal Electronics, Inc. |
| Board Number | LA-M611P |
| Revision | 1A |
| Date | 2022-09-02 |
| Document Number | LA-M611P1A |
| CPU Platform | APU FT6 Mendocino |
| EC / KBC | ENE KC3810 |
| EC / KBC | ENE KB9542 |
| Audio Codec | ALC256 |
| BIOS / SPI Flash | SPI ROM 16MB |
| Charging IC | RT5452H-GR |
| RAM Type | LPDDR5 |
| RAM Architecture | LPDDR5 (5500) X2 |
| RAM Quantity / Slots | Channel A, Channel B |
| Card Reader IC | NPCT750 |
| USB Hub IC | PS8713B |
| LAN IC | PS8209 |
| WiFi / WLAN IC | WLAN M.2 Conn. |
| HDMI Level Shifter | Parade PS8209 |
Technical Summary
This Compal LA-M611P revision 1A motherboard schematic, dated 2022-09-02, is built around the AMD APU FT6 Mendocino platform. The system employs dual-channel LPDDR5 memory at 5500 MT/s across Channel A and Channel B. The embedded controller subsystem utilizes both an ENE KC3810 and an ENE KB9542. Audio is handled by a Realtek ALC256 codec. The BIOS is stored on a 16MB SPI ROM. The charging architecture is managed by an RT5452H-GR USB PD controller. Display connectivity includes an eDP 1.4 connector and an HDMI 2.1 TMDS interface, with the latter supported by a Parade PS8209 level shifter. The board integrates a PS8713B USB 3.2 Gen1 redriver, an NPCT750 card reader or hub controller, and a WLAN M.2 connector for wireless connectivity.
Technician FAQ
Q: What EC/KBC controllers are used on this motherboard?
A: This motherboard uses an ENE KC3810 and an ENE KB9542 as the embedded controllers.
Q: What is the BIOS flash configuration?
A: The BIOS is stored on a 16MB SPI ROM.
Q: What is the memory architecture?
A: The board uses dual-channel LPDDR5 memory at 5500 MT/s, with Channel A and Channel B.
Q: What charging IC is used?
A: The charging IC is an RT5452H-GR.
Q: What is the CPU platform?
A: The CPU platform is the AMD APU FT6 Mendocino.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited by a moderator:
