Reputation:
acer aspire es1-411 quanta_z8a_rev1a schematic
acer aspire es1-411=1=quanta_z8a_rev1a.pdf
Technical Specifications
[TD]Revision[/TD][TD]1A[/TD][/TR]
Technical Summary
This Quanta Z8A project motherboard is built around the Intel Bay Trail-M platform in a UMA configuration. The system memory architecture uses DDR3L SO-DIMM modules supporting up to 8GB maximum capacity. The embedded controller is an NPCE985LB1 in an LQPF128 package, with a dedicated 3.3V EC code SPI ROM of 1Mb capacity. The main system firmware is stored on a 1.8V BIOS plus TXE SPI ROM with 64Mb capacity. Audio is handled by an ALC283 codec in a QFN package. The LAN and card reader functions are integrated into a single RTL8411B-CG controller in a QFN package. Wireless connectivity is provided via a WLAN/BT Combo Half Mini Card interface.
Technician FAQ
Q: What is the EC/KBC chip used on this motherboard?
A: The embedded controller is an NPCE985LB1 in an LQPF128 package.
Q: What are the SPI flash configurations for BIOS and EC?
A: The main BIOS uses a 1.8V BIOS + TXE SPI ROM of 64Mb capacity. The EC has a dedicated 3.3V EC code SPI ROM of 1Mb capacity.
Q: What memory type and configuration does this board support?
A: The board supports DDR3L memory via a single SO-DIMM slot, with a maximum capacity of 8GB.
Q: What is the LAN and card reader controller used on this board?
A: The board uses an RTL8411B-CG in a QFN package, which integrates both LAN and card reader functions.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
acer aspire es1-411=1=quanta_z8a_rev1a.pdf
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Quanta Computer Inc. |
| Project Code | Z8A |
| Date | Thursday, July 31, 2014 |
| CPU Platform | Intel Bay Trail-M |
| EC / KBC | NPCE985LB1 |
| EC/KBC Package | LQPF128 |
| Audio Codec | ALC283 |
| Audio Codec Package | QFN |
| BIOS / SPI Flash | 1.8V BIOS + TXE SPI ROM (64Mb) |
| EC Flash / ROM | 3.3V EC code SPI ROM (1Mb) |
| RAM Type | DDR3L |
| RAM Architecture | SO-DIMM 0 |
| RAM Quantity / Slots | Maximum 8GB |
| LAN IC | RTL8411B-CG |
| LAN IC Package | QFN |
| WiFi / WLAN IC | WLAN / BT Combo Half Mini Card |
| Card Reader IC | RTL8411B-CG |
| GPU Type | UMA |
| Graphics Architecture | Intel Bay Trail-M integrated |
[TD]Revision[/TD][TD]1A[/TD][/TR]
Technical Summary
This Quanta Z8A project motherboard is built around the Intel Bay Trail-M platform in a UMA configuration. The system memory architecture uses DDR3L SO-DIMM modules supporting up to 8GB maximum capacity. The embedded controller is an NPCE985LB1 in an LQPF128 package, with a dedicated 3.3V EC code SPI ROM of 1Mb capacity. The main system firmware is stored on a 1.8V BIOS plus TXE SPI ROM with 64Mb capacity. Audio is handled by an ALC283 codec in a QFN package. The LAN and card reader functions are integrated into a single RTL8411B-CG controller in a QFN package. Wireless connectivity is provided via a WLAN/BT Combo Half Mini Card interface.
Technician FAQ
Q: What is the EC/KBC chip used on this motherboard?
A: The embedded controller is an NPCE985LB1 in an LQPF128 package.
Q: What are the SPI flash configurations for BIOS and EC?
A: The main BIOS uses a 1.8V BIOS + TXE SPI ROM of 64Mb capacity. The EC has a dedicated 3.3V EC code SPI ROM of 1Mb capacity.
Q: What memory type and configuration does this board support?
A: The board supports DDR3L memory via a single SO-DIMM slot, with a maximum capacity of 8GB.
Q: What is the LAN and card reader controller used on this board?
A: The board uses an RTL8411B-CG in a QFN package, which integrates both LAN and card reader functions.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited: