Apple A1466 2013 820-3437-B Schematic
Technical Specifications
Technical Summary
This Apple J43 MLB DVT schematic, revision 6.5.0 dated 04/09/13, documents a Haswell-based motherboard with LPDDR3 dual-channel memory architecture. The board utilizes an SMC for system management and features a GL3219 SD controller. Power management is handled by a PBus Supply & Battery Charger, CPU VR12.6 VCC Regulator IC, and CPU VR12.5 VCC Power Stage. The platform integrates PCH Audio, Thunderbolt Host connectivity, and a Wireless Connector for WLAN. Display output is managed through an Internal DisplayPort Connector, while the LCD/KBD Backlight Driver supports the display and keyboard illumination. The DC-In & G3H section handles MagSafe-style power input.
Technician FAQ
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Apple Inc. |
| Motherboard Manufacturer | Apple Inc. |
| Board Number | J43 MLB SCHEMATIC DVT |
| Revision | REV 6.5.0 |
| Date | 04/09/13 |
| CPU Platform | Haswell (J41_MLB references) |
| MLB Identifier | J43 MLB |
| Drawing Number | 456-0021 |
| Schematic Number | J43 MLB SCHEMATIC DVT |
| Document Number | 456-0021 |
| RAM Type | LPDDR3 |
| RAM Architecture | Dual Channel (Channel A 0-31, 32-63; Channel B 0-31, 32-63) |
| Card Reader IC | GL3219 |
| SD Controller | GL3219 |
| Charger Architecture | PBus Supply & Battery Charger |
| EC / KBC | SMC |
| Audio Codec | PCH Audio |
| LAN IC | Thunderbolt Host |
| WiFi / WLAN IC | Wireless Connector |
| Backlight Driver | LCD/KBD Backlight Driver |
| Keyboard Backlight | LCD/KBD Backlight Driver |
| Power IC(s) | CPU VR12.6 VCC Regulator IC, CPU VR12.5 VCC Power Stage, Misc Power Supplies, Power FETs, Power Control |
| PMIC | PBus Supply & Battery Charger |
| Storage Controller | SSD Connector |
| USB-C Controller | External A USB3 Connector |
| HDMI Controller | Internal DisplayPort Connector |
| MagSafe Controller | DC-In & G3H |
| Wireless Module | Wireless Connector |
| Audio Amplifier | PCH Audio |
| SD Card Controller | GL3219 |
| IMU | IPD Connector |
| IPD | IPD Connector |
| Thermal Sensor | Thermal Sensors |
| USB Hub IC | External A USB3 Connector |
| HDMI Level Shifter | Internal DisplayPort Connector |
| RAM Quantity / Slots | LPDDR3 DRAM Channel A (0-31), LPDDR3 DRAM Channel A (32-63), LPDDR3 DRAM Channel B (0-31), LPDDR3 DRAM Channel B (32-63) |
Technical Summary
This Apple J43 MLB DVT schematic, revision 6.5.0 dated 04/09/13, documents a Haswell-based motherboard with LPDDR3 dual-channel memory architecture. The board utilizes an SMC for system management and features a GL3219 SD controller. Power management is handled by a PBus Supply & Battery Charger, CPU VR12.6 VCC Regulator IC, and CPU VR12.5 VCC Power Stage. The platform integrates PCH Audio, Thunderbolt Host connectivity, and a Wireless Connector for WLAN. Display output is managed through an Internal DisplayPort Connector, while the LCD/KBD Backlight Driver supports the display and keyboard illumination. The DC-In & G3H section handles MagSafe-style power input.
Technician FAQ
Attachments
Last edited by a moderator:
