dell vostro v130 wistron ryu2-13 uma_reva00 schematic
dell vostro v130=1=wistron ryu2-13 uma_reva00.pdf
Technical Specifications
Technical Summary
This Wistron Corporation motherboard, project code 91.4M101.001 and board number 48.4M101.0SB, is designed around the Intel ULV CPU-Arrandale SFF platform paired with an Intel HM57 PCH. The system utilizes a NUVOTON NPCE781BA0DX EC/KBC with 256kB SPI Flash ROM for firmware. The main BIOS is stored on a 4MB SPI flash IC. Memory architecture consists of a single DDRIII Channel A slot. Power management is handled by a BQ24745 charger IC supporting +PBATT and Adapter input, with a multi-rail power delivery system including RT8152DGQW-GP, TPS51123RGER, RT8207LGQW-GP-U, ADP3211, TPS51218, TPS51311RGTR, and RT8209PGQW regulators. Integrated audio is provided by an IDT 92HD79U codec, networking by a Realtek RTL8111E LOM, and card reading by a Realtek RTS5159 controller. The board also features an EMC2102KBC thermal and fan controller.
Technician FAQ
Q: What EC/KBC is used on this motherboard and is it programmable?
A: The EC/KBC is a NUVOTON NPCE781BA0DX with a 256kB SPI Flash ROM, making it programmable via the SPI interface.
Q: What is the BIOS flash configuration?
A: The BIOS is stored on a 4MB SPI flash ROM.
Q: What is the charging architecture?
A: The charging IC is a BQ24745, supporting both battery (+PBATT) and adapter input.
Q: What memory type and configuration does this board support?
A: The board supports DDRIII memory in a single-slot Channel A configuration.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
dell vostro v130=1=wistron ryu2-13 uma_reva00.pdf
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Wistron Corporation |
| Motherboard Manufacturer | Wistron Corporation |
| Project Code | 91.4M101.001 |
| Board Number | 48.4M101.0SB |
| Revision | A00 |
| Date | Tuesday, September 28, 2010 |
| CPU Platform | Intel ULV CPU-Arrandale SFF |
| PCH / Southbridge | Intel HM57 |
| EC / KBC | NUVOTON NPCE781BA0DX |
| EC/KBC Package | SPI |
| EC/KBC Programmable | 256kB Flash ROM |
| Audio Codec | IDT 92HD79U |
| BIOS / SPI Flash | 4MB SPI |
| Charging IC | BQ24745 |
| Charger Architecture | +PBATT +Adapter |
| Power IC(s) | RT8152DGQW-GP, TPS51123RGER, RT8207LGQW-GP-U, ADP3211, TPS51218, TPS51311RGTR, RT8209PGQW |
| RAM Type | DDRIII |
| RAM Architecture | Channel A |
| RAM Quantity / Slots | 1 |
| Card Reader IC | REALTEK RTS5159 |
| LAN IC | RTL8111E |
| WiFi / WLAN IC | WLAN 802.11a/b/g/n |
| HDMI Level Shifter | HDMI Level Shifter |
| Thermal Sensor | EMC2102KBC |
| Document Number | RYU2 13 UMA |
| PCB Number | 10251 |
Technical Summary
This Wistron Corporation motherboard, project code 91.4M101.001 and board number 48.4M101.0SB, is designed around the Intel ULV CPU-Arrandale SFF platform paired with an Intel HM57 PCH. The system utilizes a NUVOTON NPCE781BA0DX EC/KBC with 256kB SPI Flash ROM for firmware. The main BIOS is stored on a 4MB SPI flash IC. Memory architecture consists of a single DDRIII Channel A slot. Power management is handled by a BQ24745 charger IC supporting +PBATT and Adapter input, with a multi-rail power delivery system including RT8152DGQW-GP, TPS51123RGER, RT8207LGQW-GP-U, ADP3211, TPS51218, TPS51311RGTR, and RT8209PGQW regulators. Integrated audio is provided by an IDT 92HD79U codec, networking by a Realtek RTL8111E LOM, and card reading by a Realtek RTS5159 controller. The board also features an EMC2102KBC thermal and fan controller.
Technician FAQ
Q: What EC/KBC is used on this motherboard and is it programmable?
A: The EC/KBC is a NUVOTON NPCE781BA0DX with a 256kB SPI Flash ROM, making it programmable via the SPI interface.
Q: What is the BIOS flash configuration?
A: The BIOS is stored on a 4MB SPI flash ROM.
Q: What is the charging architecture?
A: The charging IC is a BQ24745, supporting both battery (+PBATT) and adapter input.
Q: What memory type and configuration does this board support?
A: The board supports DDRIII memory in a single-slot Channel A configuration.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited:
