lenovo k23 compal kiue0 la-5191p rev 10 1
Technical Specifications
Technical Summary
This Compal KIUE0 LA-5191P Rev 1.0 schematic, dated June 25, 2009, details a Mobile Penryn PGA platform built around the Intel Cantiga GM45 chipset with an ICH9-M southbridge. The motherboard supports a uPGA-478 CPU and features dual-channel DDR3 SO-DIMM memory across two slots. System management is handled by an ENE KB926D3 embedded controller, while the audio subsystem is driven by an ALC272-GR codec. The SPI ROM is configured across four banks for BIOS storage. Networking is provided by an RTL8111DL Gigabit LAN controller, and the audio amplifier is a TPA6017. The charging IC is an SLG8SP556VTR, and the clock generation is managed by an ICS9LPRS387AKLFT.
Technician FAQ
Q: What is the board number and revision of this Compal schematic?
A: The board number is LA-5191P, revision 1.0.
Q: What EC/KBC is used on this motherboard?
A: The embedded controller is an ENE KB926D3.
Q: What is the memory architecture of this motherboard?
A: The motherboard supports dual-channel DDR3 SO-DIMM memory across two slots.
Q: What audio codec and amplifier are used?
A: The audio codec is an ALC272-GR, and the audio amplifier is a TPA6017.
Q: What LAN controller is used?
A: The LAN controller is an RTL8111DL Gigabit Ethernet controller.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Compal |
| Model | KIUE0 |
| Motherboard Manufacturer | Compal Electronics, Inc. |
| Project Code | KIUE0 |
| Board Number | LA-5191P |
| Revision | 1.0 |
| Date | Thursday, June 25, 2009 |
| CPU Platform | Mobile Penryn PGA with Intel Cantiga_GM45+ICH9-M core logic |
| CPU Socket | uPGA-478 |
| PCH / Southbridge | Intel ICH9-M |
| GPU Type | Intel Cantiga GMCH |
| Graphics Architecture | GM45 |
| EC / KBC | ENE KB926D3 |
| Audio Codec | ALC272-GR |
| BIOS / SPI Flash | SPI ROM BANK 0, 1, 2, 3 |
| Charging IC | SLG8SP556VTR |
| RAM Type | DDR3-SO-DIMM X2 |
| RAM Architecture | Dual Channel |
| RAM Quantity / Slots | 2 |
| LAN IC | RTL8111DL |
| Audio Amplifier | TPA6017 |
| Clock Generator | ICS9LPRS387AKLFT |
Technical Summary
This Compal KIUE0 LA-5191P Rev 1.0 schematic, dated June 25, 2009, details a Mobile Penryn PGA platform built around the Intel Cantiga GM45 chipset with an ICH9-M southbridge. The motherboard supports a uPGA-478 CPU and features dual-channel DDR3 SO-DIMM memory across two slots. System management is handled by an ENE KB926D3 embedded controller, while the audio subsystem is driven by an ALC272-GR codec. The SPI ROM is configured across four banks for BIOS storage. Networking is provided by an RTL8111DL Gigabit LAN controller, and the audio amplifier is a TPA6017. The charging IC is an SLG8SP556VTR, and the clock generation is managed by an ICS9LPRS387AKLFT.
Technician FAQ
Q: What is the board number and revision of this Compal schematic?
A: The board number is LA-5191P, revision 1.0.
Q: What EC/KBC is used on this motherboard?
A: The embedded controller is an ENE KB926D3.
Q: What is the memory architecture of this motherboard?
A: The motherboard supports dual-channel DDR3 SO-DIMM memory across two slots.
Q: What audio codec and amplifier are used?
A: The audio codec is an ALC272-GR, and the audio amplifier is a TPA6017.
Q: What LAN controller is used?
A: The LAN controller is an RTL8111DL Gigabit Ethernet controller.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Indexed motherboard components
Open a component to see every indexed schematic that uses the same part.
Indexed motherboard components
Open a component to see every indexed schematic that uses the same part.
Attachments
Last edited:
