Schematics for IQ170VS R1.0 mainboard
Lenovo ThinkCentre AIO M900z
PCH SR2C5
CPU I5 - 6xxxx series
platform MOTUO-P9
Technical Specifications
Technical Summary
The Lenovo Motuo-P9 motherboard, documented under board number A.LA3194 and document number A.LA3294, revision 1.0 dated August 13, 2015, is built on the Intel Skylake platform with an LGA1151 socket. The system memory architecture consists of two DDR4 SO-DIMM slots supporting 1866/2133 MHz. Discrete graphics is handled by an N16S-GMS nVIDIA GPU. The embedded controller is an IT8733 SIO, and the audio codec is an ALC286. The BIOS is stored on a 16MB SPI Flash ROM. Power delivery is managed by an IMVP8 3-phase controller. Networking is provided by a JACKSONVILLE LAN IC, and wireless connectivity is supported via an M.2 Socket E Key slot. The HDMI interface uses a PS8338 level shifter, and the display scalar is an RTD2586HX. A TS3DV642 USB hub IC is present for DP switching.
Technician FAQ
Q: What is the board number and document number for this Lenovo Motuo-P9 motherboard?
A: The board number is A.LA3194, and the document number is A.LA3294.
Q: What BIOS IC is used on this motherboard?
A: The BIOS is stored on a 16MB SPI Flash ROM.
Q: What EC/KBC is used on this motherboard?
A: The embedded controller is an IT8733 SIO.
Q: What is the charging and power delivery architecture?
A: The power delivery is managed by an IMVP8 3-phase controller.
Q: What memory architecture does this motherboard support?
A: The motherboard supports two DDR4 SO-DIMM slots at 1866/2133 MHz.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Lenovo ThinkCentre AIO M900z
PCH SR2C5
CPU I5 - 6xxxx series
platform MOTUO-P9
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Lenovo |
| Model | Motuo-P9 |
| Motherboard Manufacturer | Lenovo |
| Project Code | Motuo-P9 |
| Board Number | A.LA3194 |
| Revision | 1.0 |
| Date | Thursday, August 13, 2015 |
| Document Number | A.LA3294 |
| CPU Platform | Skylake |
| CPU Socket | LGA1151 |
| PCH / Southbridge | Skylake PCH |
| GPU Type | nVIDIA GPU 16S |
| Graphics Architecture | N16S-GMS |
| EC / KBC | IT8733 |
| EC/KBC Package | SIO_IT8733 |
| Audio Codec | ALC286 |
| BIOS / SPI Flash | SPI Flash ROM (16MB) |
| BIOS Flash Capacity | 16MB |
| Charging IC | IMVP8 |
| Charger Architecture | IMVP8 3 Phase |
| Power IC(s) | IMVP8 |
| RAM Type | DDR4 |
| RAM Architecture | SO-DIMM |
| RAM Quantity / Slots | 2 |
| LAN IC | JACKSONVILLE |
| WiFi / WLAN IC | M.2 Socket Slot E KEY |
| HDMI Level Shifter | PS8338 |
| Card Reader IC | RTD2586HX |
| USB Hub IC | TS3DV642 |
Technical Summary
The Lenovo Motuo-P9 motherboard, documented under board number A.LA3194 and document number A.LA3294, revision 1.0 dated August 13, 2015, is built on the Intel Skylake platform with an LGA1151 socket. The system memory architecture consists of two DDR4 SO-DIMM slots supporting 1866/2133 MHz. Discrete graphics is handled by an N16S-GMS nVIDIA GPU. The embedded controller is an IT8733 SIO, and the audio codec is an ALC286. The BIOS is stored on a 16MB SPI Flash ROM. Power delivery is managed by an IMVP8 3-phase controller. Networking is provided by a JACKSONVILLE LAN IC, and wireless connectivity is supported via an M.2 Socket E Key slot. The HDMI interface uses a PS8338 level shifter, and the display scalar is an RTD2586HX. A TS3DV642 USB hub IC is present for DP switching.
Technician FAQ
Q: What is the board number and document number for this Lenovo Motuo-P9 motherboard?
A: The board number is A.LA3194, and the document number is A.LA3294.
Q: What BIOS IC is used on this motherboard?
A: The BIOS is stored on a 16MB SPI Flash ROM.
Q: What EC/KBC is used on this motherboard?
A: The embedded controller is an IT8733 SIO.
Q: What is the charging and power delivery architecture?
A: The power delivery is managed by an IMVP8 3-phase controller.
Q: What memory architecture does this motherboard support?
A: The motherboard supports two DDR4 SO-DIMM slots at 1866/2133 MHz.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited by a moderator:
