other brands compal ls-0017 1
Technical Specifications
Technical Summary
This document, LS00170.1 Revision A, dated Thursday, March 15, 2007, is a Battery Charge Tester schematic. The design incorporates multiple LM339 quad comparators in TSSOP-14 packages at U2 and U4, alongside NE555 timer ICs at U1 and U3 in 8-pin DIP packages. Power switching is handled by FDS6679Z P-channel MOSFETs in SO-8 packages at PQ1, PQ2, PQ3, PQ4, PQ5, and PQ8. The circuit uses RB715F Schottky barrier diodes in SOT323 packages for protection and rectification. The schematic details a multi-channel battery charge testing system with various resistor and capacitor networks for voltage comparison and timing control.
Technician FAQ
Q: What is the document number and revision of this Battery Charge Tester schematic?
A: The document number is LS00170.1, Revision A, dated Thursday, March 15, 2007.
Q: What comparator ICs are used in this design?
A: The design uses LM339 quad comparators in TSSOP-14 packages, located at U2 and U4.
Q: What timer ICs are present in this schematic?
A: The schematic includes NE555 timer ICs in 8-pin DIP packages at U1 and U3.
Q: What type of power MOSFETs are used for switching?
A: The design uses FDS6679Z P-channel MOSFETs in SO-8 packages, located at PQ1, PQ2, PQ3, PQ4, PQ5, and PQ8.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
| Parameter | Value |
|---|---|
| Document Number | LS00170.1 |
| Date | Thursday, March 15, 2007 |
| Revision | A |
| Title | Battery Charge Tester |
Technical Summary
This document, LS00170.1 Revision A, dated Thursday, March 15, 2007, is a Battery Charge Tester schematic. The design incorporates multiple LM339 quad comparators in TSSOP-14 packages at U2 and U4, alongside NE555 timer ICs at U1 and U3 in 8-pin DIP packages. Power switching is handled by FDS6679Z P-channel MOSFETs in SO-8 packages at PQ1, PQ2, PQ3, PQ4, PQ5, and PQ8. The circuit uses RB715F Schottky barrier diodes in SOT323 packages for protection and rectification. The schematic details a multi-channel battery charge testing system with various resistor and capacitor networks for voltage comparison and timing control.
Technician FAQ
Q: What is the document number and revision of this Battery Charge Tester schematic?
A: The document number is LS00170.1, Revision A, dated Thursday, March 15, 2007.
Q: What comparator ICs are used in this design?
A: The design uses LM339 quad comparators in TSSOP-14 packages, located at U2 and U4.
Q: What timer ICs are present in this schematic?
A: The schematic includes NE555 timer ICs in 8-pin DIP packages at U1 and U3.
Q: What type of power MOSFETs are used for switching?
A: The design uses FDS6679Z P-channel MOSFETs in SO-8 packages, located at PQ1, PQ2, PQ3, PQ4, PQ5, and PQ8.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited:
