toshiba x200 x205 ls-3449p nb8p-gs ddr3 rev 1.0
Technical Specifications
Technical Summary
This Compal Electronics, Inc. schematic, document number 4059O2B, revision 1.0, dated June 26, 2008, details an nVIDIA NB8P-GS VGA board with SLI graphics architecture. The board features a 256M frame buffer composed of four 16M*32 GDDR3 memory chips, specifically referencing Samsung K4D553235F-GC2A components. The design includes a VGA BIOS ROM and an integrated audio codec. The block diagram illustrates dual SLI G8x connectors, a 27MHz clock source, and various interface buses including LVDS, TV_OUT, CRT, DVI, SMBUS, and PCI Express lanes for the SLI configuration.
Technician FAQ
Q: What is the document number and revision of this schematic?
A: The document number is 4059O2B, revision 1.0.
Q: What GPU and memory configuration does this VGA board use?
A: It uses an nVIDIA NB8P-GS GPU with a 256M frame buffer consisting of four 16M*32 GDDR3 chips, specifically Samsung K4D553235F-GC2A.
Q: Does this board support SLI?
A: Yes, the schematic explicitly shows an SLI architecture with dual SLI G8x connectors.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Compal |
| Motherboard Manufacturer | Compal Electronics, Inc. |
| Document Number | 4059O2B |
| Revision | 1.0 |
| Date | Thursday, June 26, 2008 |
| GPU Type | nVIDIA NB8P-GS |
| Graphics Architecture | SLI |
| RAM Type | GDDR3 |
| RAM Architecture | 256M (16M*32 4 pcs) |
| RAM Quantity / Slots | 4 pcs |
| BIOS / SPI Flash | VGA BIOS ROM |
| Audio Codec | AUDIO CODEC |
Technical Summary
This Compal Electronics, Inc. schematic, document number 4059O2B, revision 1.0, dated June 26, 2008, details an nVIDIA NB8P-GS VGA board with SLI graphics architecture. The board features a 256M frame buffer composed of four 16M*32 GDDR3 memory chips, specifically referencing Samsung K4D553235F-GC2A components. The design includes a VGA BIOS ROM and an integrated audio codec. The block diagram illustrates dual SLI G8x connectors, a 27MHz clock source, and various interface buses including LVDS, TV_OUT, CRT, DVI, SMBUS, and PCI Express lanes for the SLI configuration.
Technician FAQ
Q: What is the document number and revision of this schematic?
A: The document number is 4059O2B, revision 1.0.
Q: What GPU and memory configuration does this VGA board use?
A: It uses an nVIDIA NB8P-GS GPU with a 256M frame buffer consisting of four 16M*32 GDDR3 chips, specifically Samsung K4D553235F-GC2A.
Q: Does this board support SLI?
A: Yes, the schematic explicitly shows an SLI architecture with dual SLI G8x connectors.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Indexed motherboard components
Open a component to see every indexed schematic that uses the same part.
Indexed motherboard components
Open a component to see every indexed schematic that uses the same part.
Attachments
Last edited:
