acer v5we2 la-9531p r02 1203a
Technical Specifications
Technical Summary
This Compal LA-9531P schematic, revision 0.2 dated 2012-12-03, documents the V5WE2/T2/C2 (EA/EG/BA50_HW) motherboard platform. The core architecture is built around an Intel Shark Bay ULT processor (Haswell) paired with a Lynx Point-LP PCH. Graphics processing is handled by an AMD MARS/SUN dGPU with its own DDR3 memory. The embedded controller is an ENE KB9012/KB932, which has a dedicated EC ROM. System memory consists of two 204-pin DDR3L SO-DIMM slots supporting dual-channel DDR3L 1333/1600. The board utilizes dual SPI ROMs for BIOS storage. Audio is provided by a Realtek ALC3225 HDA codec, and networking is handled by a Broadcom 57786X GbE LAN controller. Display connectivity includes an ITE IT6511FN DP to VGA converter and HDMI support.
Technician FAQ
Q: What is the board number and revision for this motherboard?
A: The board number is LA-9531P, revision 0.2.
Q: What EC/KBC is used and is it programmable?
A: The EC/KBC is an ENE KB9012/KB932. The schematic indicates a dedicated EC ROM (KB932), confirming it is programmable.
Q: What is the BIOS flash configuration?
A: The board uses two SPI ROMs for BIOS storage.
Q: What is the dGPU configuration on this motherboard?
A: The dGPU is an AMD MARS/SUN with its own DDR3 memory (x4 chips).
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Compal |
| Model | V5WE2/T2/C2 (EA/EG/BA50_HW) |
| Motherboard Manufacturer | Compal Electronics, Inc. |
| Board Number | LA-9531P |
| Revision | 0.2 |
| Date | 2012-12-03 |
| CPU Platform | Intel Shark Bay ULT (Haswell + Lynx Point-LP) |
| PCH / Southbridge | Lynx Point - LP |
| GPU Type | AMD MARS / SUN |
| Graphics Architecture | AMD SUN with DDR3 x4 |
| EC / KBC | ENE KB9012/KB932 |
| Audio Codec | ALC3225 |
| BIOS / SPI Flash | SPI ROM x2 |
| EC Flash / ROM | EC ROM x1 (KB932) |
| RAM Type | DDR3L 1333/1600 |
| RAM Architecture | Dual Channel |
| RAM Quantity / Slots | 204pin DDR3L-SO-DIMM X1, 204pin DDR3L-SO-DIMM X1 |
| LAN IC | Boardcom 57786X |
| Card Reader IC | 2 in 1 Card Reader (SD/MMC) |
| HDMI Level Shifter | ITE IT6511FN |
Technical Summary
This Compal LA-9531P schematic, revision 0.2 dated 2012-12-03, documents the V5WE2/T2/C2 (EA/EG/BA50_HW) motherboard platform. The core architecture is built around an Intel Shark Bay ULT processor (Haswell) paired with a Lynx Point-LP PCH. Graphics processing is handled by an AMD MARS/SUN dGPU with its own DDR3 memory. The embedded controller is an ENE KB9012/KB932, which has a dedicated EC ROM. System memory consists of two 204-pin DDR3L SO-DIMM slots supporting dual-channel DDR3L 1333/1600. The board utilizes dual SPI ROMs for BIOS storage. Audio is provided by a Realtek ALC3225 HDA codec, and networking is handled by a Broadcom 57786X GbE LAN controller. Display connectivity includes an ITE IT6511FN DP to VGA converter and HDMI support.
Technician FAQ
Q: What is the board number and revision for this motherboard?
A: The board number is LA-9531P, revision 0.2.
Q: What EC/KBC is used and is it programmable?
A: The EC/KBC is an ENE KB9012/KB932. The schematic indicates a dedicated EC ROM (KB932), confirming it is programmable.
Q: What is the BIOS flash configuration?
A: The board uses two SPI ROMs for BIOS storage.
Q: What is the dGPU configuration on this motherboard?
A: The dGPU is an AMD MARS/SUN with its own DDR3 memory (x4 chips).
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited:
