acer v5we2 la-9531p rev-0.1 0925a 1
Technical Specifications
Technical Summary
This Compal LA-9531P schematic, revision 0.1 dated 2012-09-24, documents the V5WE2/T2 (EA/EG50_HW) motherboard. The platform is built on the Intel Shark Bay ULT architecture, combining a Haswell ULT processor with a Lynx Point-LP PCH. Graphics are handled by an AMD SUN dGPU. The system memory architecture consists of dual-channel DDR3L, supported by two 204-pin SO-DIMM slots. Audio is managed by a Realtek ALC3225 HDA codec. The embedded controller is an ENE KB9012/KB932, which has its own dedicated EC ROM. The board utilizes two SPI ROMs for BIOS storage. Networking is provided by a Broadcom 57786X Gigabit Ethernet controller. A 2-in-1 card reader supporting SD/MMC is also integrated into the design.
Technician FAQ
Q: What EC/KBC is used on this motherboard?
A: The motherboard uses an ENE KB9012/KB932 embedded controller.
Q: How many BIOS SPI ROMs are present?
A: The schematic indicates two SPI ROMs are used for BIOS storage.
Q: What is the memory architecture?
A: The memory architecture is dual-channel DDR3L, using two 204-pin SO-DIMM slots.
Q: What is the dedicated GPU on this board?
A: The dedicated GPU is an AMD SUN.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Compal |
| Model | V5WE2/T2 (EA/EG50_HW) |
| Motherboard Manufacturer | Compal Electronics, Inc. |
| Project Code | V5WE2 |
| Board Number | LA-9531P |
| Revision | 0.1 |
| Date | 2012-09-24 |
| CPU Platform | Intel Shark Bay ULT (Haswell + Lynx Point-LP) |
| PCH / Southbridge | Lynx Point - LP |
| GPU Type | AMD SUN |
| EC / KBC | ENE KB9012/KB932 |
| Audio Codec | ALC3225 |
| BIOS / SPI Flash | SPI ROM x2 |
| EC Flash / ROM | EC ROM x1 (KB932) |
| RAM Type | DDR3L |
| RAM Architecture | Dual Channel |
| RAM Quantity / Slots | 204pin DDR3L-SO-DIMM X2 |
| LAN IC | Boardcom 57786X |
| Card Reader IC | 2 in 1 Card Reader (SD/MMC) |
Technical Summary
This Compal LA-9531P schematic, revision 0.1 dated 2012-09-24, documents the V5WE2/T2 (EA/EG50_HW) motherboard. The platform is built on the Intel Shark Bay ULT architecture, combining a Haswell ULT processor with a Lynx Point-LP PCH. Graphics are handled by an AMD SUN dGPU. The system memory architecture consists of dual-channel DDR3L, supported by two 204-pin SO-DIMM slots. Audio is managed by a Realtek ALC3225 HDA codec. The embedded controller is an ENE KB9012/KB932, which has its own dedicated EC ROM. The board utilizes two SPI ROMs for BIOS storage. Networking is provided by a Broadcom 57786X Gigabit Ethernet controller. A 2-in-1 card reader supporting SD/MMC is also integrated into the design.
Technician FAQ
Q: What EC/KBC is used on this motherboard?
A: The motherboard uses an ENE KB9012/KB932 embedded controller.
Q: How many BIOS SPI ROMs are present?
A: The schematic indicates two SPI ROMs are used for BIOS storage.
Q: What is the memory architecture?
A: The memory architecture is dual-channel DDR3L, using two 204-pin SO-DIMM slots.
Q: What is the dedicated GPU on this board?
A: The dedicated GPU is an AMD SUN.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Indexed motherboard components
Open a component to see every indexed schematic that uses the same part.
Indexed motherboard components
Open a component to see every indexed schematic that uses the same part.
Attachments
Last edited:
