hp dv6 quanta ut3 ut5_uma schematic
hp dv6=1=quanta ut3 ut5_uma.pdf
Technical Specifications
Technical Summary
This Quanta UT3/5NB5 motherboard schematic, dated October 20, 2008, is built around the Intel Penryn 478P (uPGA)/35W CPU platform paired with the Cantiga Northbridge and ICH-9M Southbridge. The system utilizes an ENE KBC (KB3926 C0) for embedded controller functions, communicating via LPC. Memory architecture consists of two DDRII SODIMM slots supporting DDRII 667/800 MHz with 1.8V VTERM. The charging solution is handled by the ISL6251AHAZ-T, while system power is managed by the ISL6237IRZ-T, ISL6266A, RT8204, and TPS51116REGR. Audio is provided by the IDT92HD75X3X1X1 codec with TPA6047A4 and TPA3007D1 amplifiers. Networking is supported by the Realtek RTL8102EL LAN IC, and the board includes a Realtek RTS5158E card reader, a CH7318B-BF-TR HDMI level shifter, and an LIS3LV02D accelerometer. The graphics configuration is UMA.
Technician FAQ
Q: What is the EC/KBC used on this motherboard?
A: The EC/KBC is an ENE KBC, specifically the KB3926 C0 package, communicating via LPC.
Q: What is the charging IC on this motherboard?
A: The system charger is the ISL6251AHAZ-T.
Q: What is the memory architecture of this motherboard?
A: The board supports two DDRII SODIMM slots with DDRII 667/800 MHz memory.
Q: What is the graphics configuration on this motherboard?
A: The graphics configuration is UMA.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
hp dv6=1=quanta ut3 ut5_uma.pdf
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Quanta Computer Inc. |
| Project Code | UT3/5NB5 |
| Date | Monday, October 20, 2008 |
| CPU Platform | Penryn 478P (uPGA)/35W |
| PCH / Southbridge | ICH-9M |
| EC / KBC | ENE KBC |
| Audio Codec | IDT92HD75X3X1X1 |
| Charging IC | ISL6251AHAZ-T |
| Power IC(s) | ISL6237IRZ-T, ISL6266A, RT8204, TPS51116REGR |
| RAM Type | DDRII SMDDR_VTERM 1.8V/1.8VSUS |
| RAM Architecture | DDRII 667/800 MHz |
| RAM Quantity / Slots | 2 |
| LAN IC | RTL8102EL |
| Card Reader IC | RTS5158E |
| Audio Amplifier | TPA6047A4, TPA3007D1 |
| Thermal Sensor | G993 |
| Accelerometer | LIS3LV02D |
| HDMI Level Shifter | CH7318B-BF-TR |
| Northbridge | Cantiga |
| Clock Generator | ICS954119 |
| EC/KBC Package | KB3926 C0 |
| EC/KBC Programmable | LPC |
| GPU Type | UMA |
Technical Summary
This Quanta UT3/5NB5 motherboard schematic, dated October 20, 2008, is built around the Intel Penryn 478P (uPGA)/35W CPU platform paired with the Cantiga Northbridge and ICH-9M Southbridge. The system utilizes an ENE KBC (KB3926 C0) for embedded controller functions, communicating via LPC. Memory architecture consists of two DDRII SODIMM slots supporting DDRII 667/800 MHz with 1.8V VTERM. The charging solution is handled by the ISL6251AHAZ-T, while system power is managed by the ISL6237IRZ-T, ISL6266A, RT8204, and TPS51116REGR. Audio is provided by the IDT92HD75X3X1X1 codec with TPA6047A4 and TPA3007D1 amplifiers. Networking is supported by the Realtek RTL8102EL LAN IC, and the board includes a Realtek RTS5158E card reader, a CH7318B-BF-TR HDMI level shifter, and an LIS3LV02D accelerometer. The graphics configuration is UMA.
Technician FAQ
Q: What is the EC/KBC used on this motherboard?
A: The EC/KBC is an ENE KBC, specifically the KB3926 C0 package, communicating via LPC.
Q: What is the charging IC on this motherboard?
A: The system charger is the ISL6251AHAZ-T.
Q: What is the memory architecture of this motherboard?
A: The board supports two DDRII SODIMM slots with DDRII 667/800 MHz memory.
Q: What is the graphics configuration on this motherboard?
A: The graphics configuration is UMA.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited:
