Salim Badakhshan
Registered
Lenovo Thinkpad L13 Clamshell GEN2 Wistron LAR2-CZ 203598-1 203088-3 Schematic
Technical Specifications
Technical Summary
This Wistron LAR-2 CZ schematic, revision A3 dated July 28, 2021, details a motherboard built around the AMD CEZANNE platform with a project code of 4PD0P7010001 and PCB raw card number 203088-SD9370L8. The system integrates an NPCE68AP embedded controller and a RealTek ALC3287 audio codec. BIOS storage is provided by a 16MB SPI flash. Power management includes a BQ25710RSNR battery charger/selector and multiple DC/DC converters. Memory architecture consists of DDR4 memory down in two channels, A and B. The board features a GL9750-OIY card reader, an RTL8111EPV GbE PHY, and supports Jefferson Peak or Harrison Peak WLAN modules. HDMI connectivity is handled by a PS8409A re-timer.
Technician FAQ
Q: What is the project code and PCB number for this motherboard?
A: The project code is 4PD0P7010001 and the PCB raw card number is 203088-SD9370L8.
Q: What EC/KBC is used on this platform?
A: The embedded controller is an NPCE68AP.
Q: What is the BIOS flash configuration?
A: The board uses a 16MB SPI flash for BIOS storage.
Q: What is the charging IC on this motherboard?
A: The battery charger/selector IC is a BQ25710RSNR.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
Technical Summary
This Wistron Corporation document, Project Code QRQY00012321, covers the 203598LAR-2 CZ Sensor Board. The schematic is identified by Document Number A414, dated Thursday, April 08, 2021. The board integrates a G-sensor subsystem featuring two LIS2DH12TR accelerometers from STMicroelectronics, designated as U302 and U303. The sensor block diagram indicates connections for camera modules, an IR camera, and a microphone, powered by 3D3V_S5 rails. The board communicates via CPU_I2C_ISH0 and ISH_ANGLE_INT# signals, and includes an IO board connector (SNBD/CAM) for interfacing with the main system.
Technician FAQ
Q: What is the board number for this sensor board?
A: The board number is 203598LAR-2 CZ Sensor Board.
Q: What G-sensor ICs are used on this board?
A: The board uses two LIS2DH12TR accelerometers from STMicroelectronics, designated as U302 and U303.
Q: What is the document revision for this schematic?
A: The schematic document number is A414, dated Thursday, April 08, 2021.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Wistron Corporation |
| Project Code | 4PD0P7010001 |
| Board Number | 203088-SD9370L8 |
| Revision | A3 |
| Date | Wednesday, July 28, 2021 |
| CPU Platform | AMD CEZANNE |
| EC / KBC | NPCE68AP |
| Audio Codec | RealTek ALC3287 |
| BIOS / SPI Flash | SPI Flash 16MB |
| Charging IC | BQ25710RSNR |
| RAM Type | DDR4 MEMORY DOWN |
| RAM Architecture | CHANNEL A, CHANNEL B |
| Card Reader IC | GL9750-OIY |
| LAN IC | RTL8111EPV |
| WiFi / WLAN IC | Jefferson Peak, Harrison Peak |
| HDMI Level Shifter | PS8409A |
Technical Summary
This Wistron LAR-2 CZ schematic, revision A3 dated July 28, 2021, details a motherboard built around the AMD CEZANNE platform with a project code of 4PD0P7010001 and PCB raw card number 203088-SD9370L8. The system integrates an NPCE68AP embedded controller and a RealTek ALC3287 audio codec. BIOS storage is provided by a 16MB SPI flash. Power management includes a BQ25710RSNR battery charger/selector and multiple DC/DC converters. Memory architecture consists of DDR4 memory down in two channels, A and B. The board features a GL9750-OIY card reader, an RTL8111EPV GbE PHY, and supports Jefferson Peak or Harrison Peak WLAN modules. HDMI connectivity is handled by a PS8409A re-timer.
Technician FAQ
Q: What is the project code and PCB number for this motherboard?
A: The project code is 4PD0P7010001 and the PCB raw card number is 203088-SD9370L8.
Q: What EC/KBC is used on this platform?
A: The embedded controller is an NPCE68AP.
Q: What is the BIOS flash configuration?
A: The board uses a 16MB SPI flash for BIOS storage.
Q: What is the charging IC on this motherboard?
A: The battery charger/selector IC is a BQ25710RSNR.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Wistron Corporation |
| Project Code | QRQY00012321 |
| Board Number | 203598LAR-2 CZ Sensor Board |
| Document Number | A414 |
| Date | Thursday, April 08, 2021 |
| Revision | A414 |
| Title | LAR-2 CZ SENSOR BD |
Technical Summary
This Wistron Corporation document, Project Code QRQY00012321, covers the 203598LAR-2 CZ Sensor Board. The schematic is identified by Document Number A414, dated Thursday, April 08, 2021. The board integrates a G-sensor subsystem featuring two LIS2DH12TR accelerometers from STMicroelectronics, designated as U302 and U303. The sensor block diagram indicates connections for camera modules, an IR camera, and a microphone, powered by 3D3V_S5 rails. The board communicates via CPU_I2C_ISH0 and ISH_ANGLE_INT# signals, and includes an IO board connector (SNBD/CAM) for interfacing with the main system.
Technician FAQ
Q: What is the board number for this sensor board?
A: The board number is 203598LAR-2 CZ Sensor Board.
Q: What G-sensor ICs are used on this board?
A: The board uses two LIS2DH12TR accelerometers from STMicroelectronics, designated as U302 and U303.
Q: What is the document revision for this schematic?
A: The schematic document number is A414, dated Thursday, April 08, 2021.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited by a moderator:
