otherbrand compal la-a821p_zemaa_rev0.1 schematic
otherbrand=1=compal la-a821p_zemaa_rev0.1.pdf
Technical Specifications
Technical Summary
This Compal LA-A821P Rev 0.1 motherboard is built on the Intel BayTrail-M Platform, featuring a VALLEYVIEW-M SOC in an FCBGA 1170-pin package. The system memory architecture consists of dual-channel DDR3L, supported by two 204-pin SO-DIMM slots operating at 1066/1333 MHz. The embedded controller is a KB9012QF A4, and the audio codec is an ALC259. The BIOS is stored on an 8MB SPI ROM operating at 1.8V. Networking is handled by dual LAN controllers: a RTL8106E-CG for 10/100 Mbps and a RTL8111G-CG for Gigabit Ethernet, alongside an NGFF E-type WLAN module. The HDMI interface uses an RTD2132R-CG level shifter, and the card reader is controlled by a GL834L IC.
Technician FAQ
Q: What EC/KBC is used on this motherboard?
A: The embedded controller is a KB9012QF A4.
Q: What is the BIOS flash configuration?
A: The BIOS is an 8MB SPI ROM operating at 1.8V.
Q: What is the memory architecture?
A: The motherboard supports dual-channel DDR3L memory via two 204-pin SO-DIMM slots.
Q: What LAN controllers are present?
A: Two LAN controllers are used: a RTL8106E-CG for 10/100 Mbps and a RTL8111G-CG for Gigabit Ethernet.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
otherbrand=1=compal la-a821p_zemaa_rev0.1.pdf
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Compal Electronics, Inc. |
| Motherboard Manufacturer | Compal Electronics, Inc. |
| Project Code | Bay Trail M LA-A821P |
| Board Number | LA-A821P |
| Revision | 0.1 |
| Date | 2013/05/22 |
| CPU Platform | Intel BayTrail-M Platform |
| CPU Model | VALLEYVIEW-M SOC |
| CPU Socket | FCBGA 1170 Pin |
| EC / KBC | KB9012QF A4 |
| Audio Codec | ALC259 |
| BIOS / SPI Flash | SPI ROM 1.8V (8MB) |
| RAM Type | DDR3L |
| RAM Architecture | Dual Channel |
| RAM Quantity / Slots | 204pin DDR3L-SO-DIMM X1, 204pin DDR3L-SO-DIMM X1 |
| Card Reader IC | GL834L |
| LAN IC | RTL8106E-CG, RTL8111G-CG |
| WiFi / WLAN IC | NGFF E TYPE WLAN |
| HDMI Level Shifter | RTD2132R-CG |
Technical Summary
This Compal LA-A821P Rev 0.1 motherboard is built on the Intel BayTrail-M Platform, featuring a VALLEYVIEW-M SOC in an FCBGA 1170-pin package. The system memory architecture consists of dual-channel DDR3L, supported by two 204-pin SO-DIMM slots operating at 1066/1333 MHz. The embedded controller is a KB9012QF A4, and the audio codec is an ALC259. The BIOS is stored on an 8MB SPI ROM operating at 1.8V. Networking is handled by dual LAN controllers: a RTL8106E-CG for 10/100 Mbps and a RTL8111G-CG for Gigabit Ethernet, alongside an NGFF E-type WLAN module. The HDMI interface uses an RTD2132R-CG level shifter, and the card reader is controlled by a GL834L IC.
Technician FAQ
Q: What EC/KBC is used on this motherboard?
A: The embedded controller is a KB9012QF A4.
Q: What is the BIOS flash configuration?
A: The BIOS is an 8MB SPI ROM operating at 1.8V.
Q: What is the memory architecture?
A: The motherboard supports dual-channel DDR3L memory via two 204-pin SO-DIMM slots.
Q: What LAN controllers are present?
A: Two LAN controllers are used: a RTL8106E-CG for 10/100 Mbps and a RTL8111G-CG for Gigabit Ethernet.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited:
