packard bell tj66 tj65 wistron sjv50-mv
Technical Specifications
Technical Summary
The Wistron SJV50SA motherboard, documented under project code 91.4BU01.001 and PCB P/N 48.4BU01.0SB revision 08244-SB, is built around the Mobile CPU Cantiga platform paired with an ICH9M southbridge. The system utilizes a Winbond WPCE773 EC/KBC and a 2MB SPI BIOS flash. Memory architecture is DDR2 operating at 667/800 MHz. Integrated graphics are provided by the Cantiga GMCH. The audio subsystem is handled by a CX20561 codec, while networking is managed by a BCM5764L LAN/WLAN controller. Power management is distributed across multiple regulators including ISL6239, ISL6266A, ISL6263A, RT9026, TPS51124, RT9018, RTS5159, RT8202, and G7922, with charging controlled by an ISL88731A. The clocking solution is an ICS9LPRS365B generator, and the card reader interface uses a G1454R41U controller.
Technician FAQ
Q: What EC/KBC is used on this motherboard?
A: The motherboard uses a Winbond WPCE773 EC/KBC.
Q: What is the BIOS flash capacity on this motherboard?
A: The BIOS flash is 2MB.
Q: What is the memory architecture of this motherboard?
A: The motherboard uses DDR2 memory operating at 667/800 MHz.
Q: What charging IC is used on this motherboard?
A: The charging IC is an ISL88731A.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Technical Specifications
| Parameter | Value |
|---|---|
| Brand | Wistron Corporation |
| Project Code | 91.4BU01.001 |
| Board Number | 48.4BU01.0SB |
| Revision | 08244-SB |
| Date | Monday, February 23, 2009 |
| Document Number | SJV50SA |
| CPU Platform | Mobile CPU Cantiga |
| PCH / Southbridge | ICH9M |
| EC / KBC | WPCE773 |
| EC/KBC Package | Winbond |
| Audio Codec | CX20561 |
| BIOS / SPI Flash | 2MB |
| LAN IC | BCM5764L |
| Charging IC | ISL88731A |
| Power IC(s) | ISL6239, ISL6266A, ISL6263A, RT9026, TPS51124, RT9018, RTS5159, RT8202, G7922 |
| RAM Type | DDR2 |
| RAM Architecture | 667/800 MHz |
| Graphics Architecture | Integrated Graphics |
| Card Reader IC | G1454R41U |
| WiFi / WLAN IC | BCM5764L |
| Clock Generator | ICS9LPRS365B |
Technical Summary
The Wistron SJV50SA motherboard, documented under project code 91.4BU01.001 and PCB P/N 48.4BU01.0SB revision 08244-SB, is built around the Mobile CPU Cantiga platform paired with an ICH9M southbridge. The system utilizes a Winbond WPCE773 EC/KBC and a 2MB SPI BIOS flash. Memory architecture is DDR2 operating at 667/800 MHz. Integrated graphics are provided by the Cantiga GMCH. The audio subsystem is handled by a CX20561 codec, while networking is managed by a BCM5764L LAN/WLAN controller. Power management is distributed across multiple regulators including ISL6239, ISL6266A, ISL6263A, RT9026, TPS51124, RT9018, RTS5159, RT8202, and G7922, with charging controlled by an ISL88731A. The clocking solution is an ICS9LPRS365B generator, and the card reader interface uses a G1454R41U controller.
Technician FAQ
Q: What EC/KBC is used on this motherboard?
A: The motherboard uses a Winbond WPCE773 EC/KBC.
Q: What is the BIOS flash capacity on this motherboard?
A: The BIOS flash is 2MB.
Q: What is the memory architecture of this motherboard?
A: The motherboard uses DDR2 memory operating at 667/800 MHz.
Q: What charging IC is used on this motherboard?
A: The charging IC is an ISL88731A.
Technical data structured and organized by Dr-Bios.com, based on original schematic source analysis.
Attachments
Last edited:
